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1 Introduction.
Field programmable gate arrays (FPGA's) are very
useful in rapid prototyping as well as small volume pro-
duction [3]. A look-up table (LUT) type FPGA shown
in Fig. 1.1 consists of LUT's and programmable in-
terconnection. Both LUT's and programmable inter-
connections are controlled by static RAMs. We as-
sume that each FPGA has q LUT's, and each LUT
can realize an arbitrary logic function of k binary vari-
ables. We also assume that interconnection resources
are sucient, i.e., any logical network with q LUT's
can be realized. Note that wiring is implemented by
pass transistors, and the delay time for interconnec-
tion will often be larger than for the LUT's. Consider
the realization of a moderately complex function. If
k is small, e.g., k = 2 or 3, the LUT's are eciently
used, but the interconnections will be complex. This
will be especially inecient since interconnections are
often more expensive than logic. If k is large, e.g.,
k = 7 or 8, the interconnections will be simpler, but
the LUT's are not eciently used. Thus, there ex-
ists an optimum value for k between 3 and 7. One
study [20] shows that when k = 3 or 4, FPGA's re-
quire the smallest chip area. However, these results
have not been used by manufacturers. For example,
for the XILINX 4000 Series FPGA's, k = 5, and for
the AT&T ORCA FPGA's, k = 6 [1]. Various design
methods for LUT-based FPGA's are known:
1) Technology mapping from AND-OR multi-level
logic circuits [3].
2) Technology mapping from binary decision dia-
grams (BDD's) [2].
3) Functional decomposition [27, 12, 32].
Commercially available FPGA's contain many LUT's,
but the interconnections are much slower than other
standard mask type gate-arrays. Thus, it is often more
important to reduce the propagation delay than to re-
duce the number of LUT's [5, 16]. To reduce the prop-
agation delay, we have to reduce the number of the
levels in the networks. Also, if the interconnections
and layout are regular, then the propagation delay will
be smaller.
In this paper, we propose a design method for LUT-
based FPGA's that produces LUT networks having the









Figure 1.2: LUT network
structure shown in Fig. 1.2. We assume that each
LUT has 6 binary inputs. By pairing variables of two-
valued input functions, we can obtain four-valued input
functions. By using four-valued logic, we can reduce
the number of variables to consider, and can design a
network having a regular structure. We use the pseudo-
Kronecker expansion for four-valued input two-valued
output functions to design compact and regular LUT
networks. The proposed method is also promising for
the four-valued LUT based FPGA's [26, 14, 31].
2 Realization of Two-Valued Input
Functions With 3-input LUT's
Before studying the realization of logic functions













Figure 2.1: Logic circuits corresponding to three types
of expansions
realization for two-valued input functions by 3-input






























(2.1), (2.2), and (2.3) are called the Shannon expan-
sion, the positive Davio expansion, and the negative
Davio expansion, respectively. Fig. 2.1 shows the logic
circuits realizing these three expansions; they are de-
noted by S, pD, and nD, respectively. Note that a
3-input LUT directly realizes these circuits.










































































Fig. 2.2 is the binary decision tree corresponding to
the above expansion. If we replace each node by a
two-input multiplexer (Fig. 2.1(a)), we have the net-
work shown in Fig. 2.3. To reduce the number of the
multiplexers, we use the following rules:
1) If a sub-function is a constant 0 or 1, terminate
that branch.





then extend the branch down to the next level (i.e.,
do not use a multiplexer).
3) If the current sub-function (f
i
) is the same as one
already generated (f
j
), move the current branch
(for f
i





is the same as f
10
, move the f
10
branch over,
thus merging the two nodes.
A decision diagram simplied by the above rule is
called a (reduced ordered) binary decision diagram
(BDD). For a given function and a given order of the



































Figure 2.3: Realization of a logic function using multi-
plexers
If we use the positive Davio expansion instead of the
Shannon expansion, then we have (2.2). When we use























Fig. 2.4 is the tree corresponding to this expansion.
Also, in this case, we can reduce the diagram. Such
a diagram is called the functional decision diagram
(FDD) [11]. For a given function and a given order
of the input variables, the FDD is unique. In a simi-
lar way, we can consider the expansion using only the
negative Davio expansion. Also, we can consider an
expansion using either the positive or negative Davio
expansions for each variable [13].
Next, consider the expansion where any one of the
three expansions is permitted for each variable . For
example, in Fig. 2.5, the Shannon expansion is used
for x
1
, the positive Davio expansion is used for x
2
,
and the negative Davio expansion is used for x
3
. Such
an expansion is called a Kronecker expansion [6, 28].
The reduced diagram is the Kronecker decision dia-
gram (KDD) [18]. For a given function and a given
order of the input variables, there are at most 3
n
dif-
ferent KDD's. A minimum KDD is one with the fewest
nodes.
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Figure 2.4: Representation of a logic function using the
positive Davio expansion
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pD
Figure 2.5: Representation of a logic function using the
Kronecker expansion
Furthermore, we can consider the following expan-
sion: Any one of the three expansions is permitted for
any node. For example, in Fig. 2.6, the Shannon ex-
pansion is used for x
1
, the positive and negative Davio
expansions are used for x
2
, and all the three expan-
sions are used for x
3
. Such an expansion is called a
pseudo-Kronecker expansion [24, 28], and the reduced
diagram is called a pseudo-Kronecker decision diagram
(PKDD). For a given function f and the given order
of the input variables, the PKDD with the minimum
number of nodes (LUT's) is the minimum PKDD for





The relation among BDD, FDD, KDD and PKDD
is shown in Fig. 2.7. This shows that KDD's are a
special case of PKDD's, and that BDD's and FDD's
are each a special case of KDD's. It follows that when
we realize a given function by 3-input LUT's, a method
based on a PKDD requires the fewest LUT's. Fig. 2.8
is a realization of the function in Table 2.1 by 3-input
LUT's. In this case, we used only the Shannon expan-
sion for each LUT. However, in general, we can use
any one of the three expansions to reduce the number
of LUT's.
3 Denitions and Basic Properties
We assume that functions to be realized have n = 2r
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(i = 1; 2; ::; n) takes on two values.
Denition 3.1 Let Q = f0; 1; 2; 3g and B = f0; 1g.
f : Q
r
! B is a four-valued input two-valued out-
put function.
An arbitrary logic function of n variables f(X) can
be converted into a four-valued input two-valued out-


















) = (0,0), (0,1), (1,0), or (1,1), respectively.
Example 3.1 The logic function shown in Table 2.1
can be converted into the four-valued input two-valued














From now on, a four-valued input two-valued out-
put function will be simply called a function, and an
ordinary two-valued input function will be called a two-
valued input function.
Denition 3.2 Let S  Q. X
S






0 if X =2 S
1 if X 2 S:
































































f 01f 00 f 10 f 11
f 000 f 001
f = x1 x10f f 1..











0 0 0 0 1
0 0 0 1 0
0 0 1 0 0
0 0 1 1 1
0 1 0 0 1
0 1 0 1 0
0 1 1 0 1
0 1 1 1 0
1 0 0 0 0
1 0 0 1 1
1 0 1 0 0
1 0 1 1 1
1 1 0 0 1
1 1 0 1 1
1 1 1 0 0
































denotes the inclusive-OR of product
terms. If the inclusive-OR is replaced by exclusive-OR,























which is called an exclusive-OR sum-of-products
expression (ESOP).




































;   X
r
): (3.1)
This is the Shannon expansion with respect to X
1
.




































is the inclusive-OR for all the com-
binations such that a
i




;    ; a
n
) = 0









































represents the exclusive-OR for
all the combinations of a
i
2 Q.
4 Design of FPGA's Using the Shan-
non Expansion
First, we will show a naive method to design LUT
networks, where each LUT has six inputs. We can






























Fig. 4.1 shows a realization of the expansion in (4.1).
It consists of one LUT that drives the output (called
the output LUT) and four other LUT's, each realizing
f
i
. It is convenient to view the two binary control
inputs as a single four-valued input. In this example,





drives the control inputs of the other four




drives the primary inputs of these four LUT's.




(i = 0; 1; 2; or 3) is a constant function, then
the corresponding LUT's are not needed. That is,











The diagram corresponding to the LUT network is
called a QDD (Quarternary Decision Diagram). We
can design an LUT network using an algorithm that
is similar to that used for Binary Decision Diagrams
(BDD's): If two sub-functions are the same, realize
only one sub-function. If a sub-function involves 6 or
fewer variables, stop (it is realized by a single LUT).












































where  is the modulo 2 sum:































In this case, all the sub-functions are non-constant and



































Figure 4.2: Network structure for k = 6
5 Enumeration of LUT's to Realize
Given Functions.
Here, we consider the question of how many LUT's
are required in the realization of a given function.
Theorem 5.1 Let f be an arbitrary r-variable four-
valued input two-valued output function. When r  3,
f can be realized by a single LUT with six two-valued






(Proof) Because an LUT realizes any function with 3
inputs, a single LUT is sucient. Any r-variable func-
tion, where r  3 can be realized by an LUT tree
structure of the type shown in Fig. 4.2, where one
four-valued variable is applied at each level, except the
leftmost level, where three variables are applied. The














The above theorem gives an upper bound. However,
in many cases, given functions can be realized with
fewer LUT's.
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2 Q, i =









































2 Q; i = 1; 2;    ; r   3:






















), we need to realize
only  such functions. Q.E.D.
6 A Design Method Using the Pseudo-
Kronecker Expansion.
The design method using the Shannon expansion is
simple, but requires many LUT's. This is because each
LUT is only used as a multiplexer, while it can realize
any of 2
64
dierent functions. To reduce the number
of LUT's, we can use the theory of pseudo-Kronecker
expansions, which was developed for the optimization
of ESOPs with four-valued inputs [23, 24].
Denition 6.1 Let S be a set of logic values, where
















0 if i =2 S
1 if i 2 S:
















of characteristic vectors a
i
is non-singular if there

















where multiplication is AND and addition is exclusive-
OR.
If one expands a given function f : Q
r
! B about


























are unique. The next theorem
[23] shows that for certain other forms of X
S
, the sub-
functions are also unique. The same theorem can be
also found in [19] and [24].
Theorem 6.1 (Expansion Theorem) An arbitrary
function f : Q
r
! B can be expanded with respect

















































(i = 0; 1; 2; 3) are













































Let I be the unit 44 matrix. Since the two expansions


















(if) When M is non-singular, the inverse matrix M
 1











































































] , and MR = I (unit matrix).
Then, an arbitrary four-valued input two-valued output












































































Example 6.1 Consider the four-valued input two-
valued output function f in Table 2.2. By the Shannon







































. In this case, the sub-

















































































The number of products needed to represent the above
sub-functions are 0 for f
f023g
, and 1 for the others.









are (1011), (0100), (0010),
and (0001), respectively. Note that these vectors are
linearly independent of each other. Hence, f can be





























































































Note that this expansion has only three product terms.
(End of Example)







possible 4  4 matrices, 20160 are non-
singular [23]. If we ignore the labeling of logic values for




dierent expansions, of which the Shannon expansion
is one. This leads to the question of which expansion
reduces the complexity of the network. We can select
an expansion that reduces the complexity of the net-
work.
Denition 6.3 Pseudo-Kronecker decision dia-
grams (PKDD's) of n-variable four-valued input two-
valued output functions are dened recursively as fol-
lows:
1) A PKDD is a terminal node v labeled by value(v),
where value(v) 2 f0; 1g.










also PKDD's, where v is labeled by
(a) index(v), where index(v) 2 f1; 2;    ; rg, and
by
(b) a 4 4 regular matrix M , where M is dened
in (6.2).
The correspondence between a PKDD and a Boolean
function is dened as follows:




3) If v is a terminal node:
(a) If value(v) = 1, then f
v
= 1.
(b) If value(v) = 0, then f
v
= 0.
























































is a characteristic vector for S
i
(i = 0; 1; 2; 3).
X
i
is called the decision variable for node v.
Denition 6.4 A reduced ordered PKDD is a
PKDD such that:
1) In Denition 6.3, for any non-terminal node v,
if h
i




2) No two subgraphs in the PKDD are identical.
The PKDD for f is said to be minimum if it contains
the least number of nodes.
It is very dicult to obtain an exact minimum
PKDD, so we will consider a heuristic method which
obtains a good solution quickly. In this case, we have





























































































Algorithm 6.1 (Generation of a PKDD : Simple
method)
0) For i = 1 to r   3 do the following:

















































is not realized previously
and depends on k variables
:
2) Create the nodes for new functions if they do not
exist. Record that they are realized.
3) Expand the remaining nodes in the same way.













































This expansion has four non-zero sub-functions. How-
ever, we can reduce the number of non-zero sub-


































































































; cost = 1:
f
f0;1;2g
















= f2; 3g, B
0
= f1; 3g, C
0
= f3g, and D
0
=









are: (0,0,1,1), (0,1,0,1), (0,0,0,1), and (1,1,1,0),
and they are linearly independent. Thus, we have R


























Because A = f0; 2g, B = f0; 1g, C = f1; 2; 3g, and


































































Note that the last expansion contains only three non-
zero subfunctions. (End of Example)
7 Experimental Results [29]
7.1 For 3-input LUT's (2-valued case)
Table 7.1 compares the number of non-terminal
nodes for BDD's, FDD's, KDD's, and PKDD's. For
FDD's, the column headed with "pD" denotes the case
where only positive Davio expansions are used, and
"both" denotes the case where both positive and nega-
tive Davio expansions are used. For each diagram, we
obtained an ordering of input variables that reduce the
number of nodes. The orderings of the input variables
are obtained by a simulated annealing method similar
to [8]. Note that the orderings that minimize the size
of BDD's do not always minimize the size of FDD's,
KDD's or PKDD's.
Let size(BDD), size(FDD), size(KDD) and
size(PKDD) be the numbers of non-terminal nodes for
optimized BDD, FDD, KDD and PKDD for a func-




These results are consistent with the relation of deci-
sion diagrams in Fig. 2.7. The bottom row of the Table
7.1 shows the relative sizes of the diagrams. On the av-
erage, PKDD's require 29% fewer nodes than BDD's.
However, the nodes for BDD's and FDD's are compa-
rable.
7.2 For 6-input LUT's (4-valued case).
The bit pairing algorithm [22] for PLA's with de-
coders was used to produce four-valued input two-
valued output functions. Table 7.1 also compares the
number of non-terminal nodes for QDDs (Quarternary
Decision Diagrams) and 4-valued PKDD's. QDDs were
obtained by the 4-valued extension of Shannon Expan-
sion in (3.1). Details of the optimization algorithm is
shown in Appendix. On the average, QDDs require
37% fewer nodes than BDD's, and 4-valued PKDD's
require 51% fewer nodes than BDD's. Also, 4-valued
PKDD's require 23% fewer nodes than QDDs.
8 Conclusions and Comments
In FPGA design, interconnections are often more
expensive than logic. FPGA's using 3-input LUT's re-
quire many logical levels and complex interconnections.
On the other hand, FPGA's using 6-input LUT's re-
quire fewer interconnections and fewer logical levels.
In this paper, we showed a method to represent
logic functions by using pseudo-Kronecker diagrams
(PKDD's). Experimental results show that 2-valued
PKDD's require 29% fewer nodes than BDD's, and 4-
valued PKDD's require 23% fewer than QDDs, the 4-
valued extension of BDD's. Thus, this method is useful
for the design of FPGA's with 6-input LUT's. How-
ever, when LUT's have less than 6 inputs, this method
is not applicable.
In the practical design of FPGA's, we can further
reduce the number of LUT's as follows:
1) Use complement edges [15, 7].
Consider the decision diagrams where each edge
can complement the sub-function. This corre-
sponds the fact that LUT's can complement the
inputs with no extra cost. In the case of 2-valued
BDD's, complement edges can reduce the number
of nodes by 30 to 50% [15].
2) Remove redundant LUT's.
For a 3-input LUT, if both of two sub-functions are
constants, then it realizes a variable or its comple-
ment. Thus, this LUT can be removed, and the
variable is used as the output. If an LUT depends
on at most three variables, then it can be realized
with one LUT. For a 6-input LUT, if it depends
on at most six variables, then it can be realized
with one LUT.
3) Merge several LUT's into one.
For 6-input LUT's, if any of the sub-functions
is a constant, then the function is realize by an
LUT with 5 or fewer inputs. In AT&T ORCA
series FPGA's, an LUT can be congured to real-
ize either a 6-input function, or a pair of 5-input
functions, or four 4-input functions. Thus, LUT's
with fewer inputs can be merged. Except for the
6-input case, some of the inputs must be shared
among the functions.
We assumed that the FPGA's are all binary, but
the control inputs for LUT's can be four-valued inputs
instead of pairs of binary variables. This will signif-
icantly reduce the connections. Thus, this method is
also useful for a design of multiple-valued LUT type
FPGA's.
[9] shows a method to realize a logic function by
using multiple-valued multiplexers, where only circuits
with tree type structure are generated. Also, intercon-
nections are more complex, since each level may have
dierent control variables.
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Appendix
Algorithm 8.1 (4-valued PKDD Simplication)
1. Simplify QDDs by permuting the input variables
(Algorithm 8.2).
2. Simplify 4-valued KDD's by changing the method
of expansion for each variable (Algorithm 8.3).
3. Simplify 4-valued PKDD's by changing the method
of expansion for each node (Algorithm 8.4).
Algorithm 8.2 (Optimization of input ordering for
QDDs).
Table 7.1: Number of nodes in Decision Diagrams
function in out BDD FDD KDD PKDD 4-valued
pD both QDD PKDD
9sym 9 1 33 27 27 27 26 17 17
add6 12 7 47 23 23 23 23 17 12
adr4 8 5 29 15 15 15 15 11 8
alu2 10 6 61 94 77 60 59 48 38
apla 10 12 103 188 124 103 94 78 76
bw 5 28 108 116 106 103 90 71 56
clip 9 5 97 87 85 85 69 52 34
co14 14 1 27 26 26 26 26 13 13
con1 7 2 15 17 17 15 14 11 11
dc2 8 7 64 77 71 63 54 44 37
dist 8 5 152 167 163 152 127 75 71
dk17 10 11 63 98 71 63 62 47 45
dk27 8 9 25 24 23 23 22 25 25
duke2 22 29 373 367 351 332 269 257 221
f51m 8 8 67 38 35 35 28 46 22
inc 7 9 70 78 75 65 58 41 37
misex1 8 7 36 42 39 35 31 27 24
misj 35 14 43 46 44 43 43 26 26
mlp4 8 8 141 108 108 108 99 81 57
radd 8 5 29 15 15 15 15 11 8
rd53 5 3 23 13 13 13 13 11 7
rd73 7 3 43 21 21 21 21 21 11
rd84 8 4 59 29 29 29 29 30 15
risc 8 31 67 62 59 59 56 57 51
rot8 8 5 75 89 83 74 60 41 36
sao2 10 4 85 98 97 84 69 50 36
sex 9 14 47 46 45 41 41 38 35
sqr8 8 16 233 201 201 201 169 147 109
t481 16 1 32 23 17 17 17 15 10
tial 14 8 690 543 494 456 381 392 212
ts10 22 16 146 156 156 132 132 148 148
xor5 5 1 9 5 5 5 5 5 3
z5xp1 7 10 68 53 41 41 33 40 24
total 3160 2992 2756 2564 2250 1993 1535





,   , X
r
be the original ordering for
the QDD.
2. For i = 1 to r   1





, and count the number of
nodes in QDD.
Adopt the ones that minimize the number of
nodes g
3. Repeat 2. while the number of nodes is reduced.





,   , X
r
be the ordering obtained by
Algorithm 8.2.
2. Construct a PDD (Pentadecimal Decision Dia-
gram) that has 15 children for each non-terminal
node, where each child corresponds to one of 15
sub-functions.
3. Let QDD be the initial 4-valued KDD.
4. For i = 1 to r   1
Expand the sub-functions with respect X
i
in 840
dierent ways, and nd one that minimizes the
number of nodes.
5. Repeat 4. while the number of nodes is reduced.





,   , X
r
be the ordering. Let the 4-
valued KDD obtained by Algorithm 8.3 be the ini-
tial 4-valued PKDD.
2. For i = 1 to r   1
For each node for X
i
, expand the sub-functions in
840 dierent ways, and nd ones that minimizes
the number of nodes.
3. Repeat 2. while the number of nodes is reduced.
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